verilog

A parser and supporting a small subset of Verilog. Intended for machine generated, synthesizable code.