logo
首页技术栈工具库讨论
SystemVerilog-1800-2012

SystemVerilog-1800-2012

Unified hardware design, specification, and verification language + One functional verification methodology for everyone.
--
推荐
不推荐
更多信息
VSCODE
code --install-extension gvekony.systemverilog-1800-2012
查看
标签
根据用户添加的标签生成
暂无标签